


CMOS Integrated Silicon Nanophotonics: Enabling Technology for Exascale Computational Systems



William Green
Solomon Assefa
Alexander Rylyakov
Clint Schow
Folkert Horst
Yurii Vlasov

Dr. Yurii A. Vlasov, Manager, Silicon Integrated Nanophotonics
IBM TJ Watson Research Center, Yorktown Heights, NY


Optical Interconnects in HPCS

- IBM Petascale & Exascale Computing

Building Blue Waters

Target :10PF

Blue Waters will be the most powerful computer in the world for scientific research (tentatively scheduled for Summer of 2011)



Power7 Chip
 8 cores, 32 threads
 L-cache (32 MB)
 Up to 256 GF (peak)
 45 nm technology

Multi-chip Module
 4 Power7 chips
 128 GB memory
 512 GB/s memory bandwidth
 1 TF (peak)

Router
 1,128 GB/s bandwidth

IH Server Node
 8 MCM's (256 cores)
 1 TB memory
 8 TF (peak)

Fully water cooled

Blue Waters Building Block

32 IH server nodes
 32 TB memory
 256 TF (peak)
 4 Storage systems
 10 Tape drive connections


Blue Waters
 ~1 PF sustained
 >300,000 cores
 >1 PB of memory
 >10 PB of disk storage
 ~500 PB of archival storage
 >100 Gbps connectivity

- Approximately 10 PF/s peak
- More than 300,000 cores (homogeneous)
- More than 1 PetaByte memory
- More than 10 Petabyte disk storage
- More than 0.5 Exabyte archival storage
- More than 1 PF/s sustained on scientific applications

Optical Interconnect: 1.1 TB/s HUB; 1,000,000 links

- 192 GB/s Host Connection
- 336 GB/s to 7 other local nodes in the same drawer
- 240 GB/s to local-remote nodes in the same supernode (4 drawers)
- 320 GB/s to remote nodes
- 40 GB/s to general purpose I/O

Avago microPOD™



[M. Fields, Avago, OFC 2010, paper OTuP1]


[A. Benner, IBM, OFC 2010, paper OTuH1]

<http://www.ncsa.illinois.edu/BlueWaters/>

Silicon Integrated Nanophotonics



➤ An Introduction

Off-Chip and On-Chip Nanophotonics Interconnects



Goal: Integrate Ultra-dense Nanophotonics Circuits with CMOS chip


Penetration of optics into HPCS



Single HPC machine will contain a similar number of optical channels as currently exist today in all parallel optical links worldwide

Courtesy of M. Taubenblatt


CMOS front-end monolithic Nanophotonics integration



→ Nanophotonics sharing Si layer with FET body

Advantages:

- ✓ Deeply scaled Nanophotonics
- ✓ Most dense integration with CMOS
- ✓ Ultra-low power optical interconnects
- ✓ Same mask set, standard processing
- ✓ Same design environment (e.g. Cadence)
- ✓ Same EDA tools and design flow
- ✓ Possible in-line system-level testing




6-channel WDM


IBM Silicon Nanophotonics – Scientific Impact (2003-2010)




2005
Slow Light




2006
Si Modulator



2007
Optical Buffer



2008
Si Switch



2009
APD Detector



2010
Amplifier



2010
Ge Receiver


Journal papers:	>50	(including 5 Nature, 6 Invited)
Conferences:	>150	(including 76 Invited/Plenary)
Citation index:	>2,100	
Patents:	>30	

World-class scientific work laid solid foundation for novel technology development

Silicon Integrated Nanophotonics


➤ SNIPER project at IBM Research

(Silicon Nanoscale-Integrated Photonic and Electronic tRansceiver)




Goal: Nanophotonics devices integrated into CMOS FEOL process
(with minimal change to CMOS flow and minimal additional masks)


DETECTOR




FEOL CMOS FLOW



MODULATOR



FIBER COUPLER



✓ Most of the mask levels and processing modules are shared

✓ Minimal additional photonics modules added

Over 30 base patents

Photonics as a new feature in standard CMOS


SNIPER project at IBM Research

- CMOS Transceiver components
(after integration of all Nanophotonics modules)


CMOS performance: Digital circuits

CMOS Ring Oscillator in 130nm CMOS GR


Design



Die photo



Performance




- ✓ Digital CMOS Circuitry integrated with Photonics modules
- ✓ 130nm design rules
- ✓ Ring oscillator with 12ps delay per stage

CMOS performance: Analog circuits


Receiver amplifier

Design


- DC-coupled common gate TIA
- 7-stage limiting amplifier LA
- open-drain output buffer.



Die photo



Performance



5Gbps open eye

- ✓ Analog CMOS Circuitry integrated with Photonics modules
- ✓ 130nm design rules
- ✓ Core area 170x40 μ m (TIA) and 160x50 μ m (LA)
- ✓ 28mW power consumption at 5Gbps (TIA and LA)


[Assefa et al, JSTQE, September 2010]

CMOS performance: Analog circuits


Transmitter modulator driver

Design


- pre-driver
- differential output buffer



Die photo



Performance



5Gbps open eye


- ✓ Analog CMOS Circuitry integrated with Photonics modules
- ✓ 130nm design rules
- ✓ Core area 170x60 μ m
- ✓ 36mW power consumption at 5Gbps

SNIPER project at IBM Research

- Nanophotonics Transceiver components


Nanophotonics components: Waveguides

Design




- ✓ Formed in a standard STI process
- ✓ No additional masks required
- ✓ Ultra-high optical confinement (mode x-section $0.1\mu\text{m}^2$)

Die photo



- ✓ Sharp bends as small as $2\mu\text{m}$ radius


Performance




- ✓ Waveguides integrated with CMOS Circuitry
- ✓ 193nm lithography with 65nm design rules
- ✓ Bend loss 0.02dB/turn with μm -size bends
- ✓ $<3\text{dB/cm}$ loss
- ✓ $20\mu\text{m}$ pitch between waveguides

Nanophotonics components: Edge fiber coupler

Design




Packaging approach



8Tbps per 1mm of chip edge

Die photo



- ✓ Coupler arrays integrated with CMOS Circuitry
- ✓ 20µm pitch
- ✓ Coupling loss <1dB


[S.Assefa et al, OE, April 2010]

[B.Lee et al, OFC 2010, PDP]


Nanophotonics components: WDM multiplexer

Cascaded Mach-Zehnder WDM filter

Design




Die photo



- ✓ Footprint 360 x 170 μm
- ✓ 65nm design rules provide control of critical dimensions
- ✓ No active tuning required

Performance




- ✓ WDM integrated with CMOS Circuitry
- ✓ 8 channels; 3.2nm spacing
- ✓ 2nm flat-top response; 1dB in-band ripple
- ✓ Better than -10dB cross-talk
- ✓ Temperature tolerant within $\pm 10^\circ\text{C}$

[F.Horst et al, OFC 2010, Invited talk]

[F.Horst et al, PTL, 21 (2009)]


Nanophotonics components: Detectors

Design




- Ge-first prior to SD anneal
- Standard CMOS metallization
- MSM junction to Ge-on-Insulator

Die photo



Performance



40Gbps open eye at 2V bias


- ✓ Ge detector integrated with CMOS Circuitry
- ✓ Avalanche gain 10dB with only 1.5V bias
- ✓ 40GHz bandwidth with CMOS bias voltages

[S.Assefa et al, Nature, March 2010]


[S.Assefa et al, OE, April 2010]

Nanophotonics components: Modulators


Design



Die photo



Performance



Over 20GHz modulation bandwidth


- ✓ Modulator integrated with CMOS Circuitry
- ✓ Library of forward and reverse biased devices
- ✓ Over 10Gbps modulation bandwidth

[W.Green et al, OE, 2007]

[J. Van Campenhout et al, OE, December 2010]


Nanophotonics components: Switches

Design




- 5-stage ring resonator design
- Central ring with PIN diode
- 2x2 electro-optical switch

Die photo



Performance



5ns switching time

- ✓ Optical switch integrated with CMOS Circuitry
- ✓ 5ns switching time

[Y. Vlasov et al, *Nature Phot.*, April 2008]

[J. Van Campenhout et al, *OE*, April 2009]


[J. Van Campenhout et al, *CLEO 2010*]

SNIPER project at IBM Research

- Design and Layout
(Nanophotonics and CMOS together)

Co-design and Co-layout of CMOS and Nanophotonics components

- Library of Nanophotonics components
- Photonics-enabled design rules
- Photonics-enabled DRC



Layout snapshot


✓ Allows to layout complex CMOS and Nanophotonics circuits

SNIPER project at IBM Research


- Integration density

Integrated CMOS and Nanophotonics modules


Transmitter: 6 WDM channels




- ✓ 6 channel WDM Transmitter
- ✓ Total area 3700 μm x350 μm
- ✓ Area limited by pad frame and decoupling capacitors
- ✓ 0.21mm² per channel



Receiver: 6 WDM channels



- ✓ 6 channel WDM Receiver
- ✓ Total area 3700 μm x500 μm
- ✓ Area limited by pad frame and decoupling capacitors
- ✓ 0.31mm² per channel



Comparison of IBM CMOS Nanophotonics with existing Si Photonics

Si CMOS Photonics

Others (Announced)

- ✓ 130nm design rules for CMOS
- ✓ 130nm design rules for Micro-Photonics
- ✓ CMOS FEOL integrated (Ge-last after activation)
- ✓ Large Litho variations - active tuning is required
- ✓ 6mm² per transceiver channel



Si CMOS Nano-Photonics

IBM (Announcing now)

- ✓ 130nm design rules for CMOS
- ✓ 65nm design rules for Nano-Photonics
- ✓ CMOS FEOL integrated (Ge-first prior to activation)
- ✓ Small Litho variations - active tuning not required
- ✓ 0.5mm² per transceiver channel

IBM CMOS Nanophotonics technology:

- 10x higher integration density
- The only amenable for Terabit/s-class single-chip CMOS transceivers
- 50channels x 20Gbps = 1Tbps transceiver occupies only 5x5mm² of a CMOS die
(can be smaller than 2x2mm² without pad frame and capacitors)

Conclusions

- IBM has developed technology for monolithic integration of Nanophotonics WDM transceivers into the standard CMOS front-end
- IBM technology shows 10X improvement in integration density
- Enables low power Tbps-class CMOS transceivers for future Exascale systems
- Pursue integration into deeply scaled IBM CMOS processes

Acknowledgements

Contributions of many of our colleagues throughout various organizations at IBM Research are gratefully acknowledged and especially Fengnian Xia, Leathen Shi, Jeffrey Sleight, Young-Hee Kim, Chris Jahnes and the staff at IBM MRL.